

ISMVL 2013
IEEE 43rd International Symposium on Multiple - Valued Logic
Final Program
Toyama International Conference Center, Toyama, Japan, May 21 - 24

May 21, Tuesday		
9:00	Post-binary ULSI Workshop Registration	
10:00	Post-binary ULSI Workshop	
17:00	ISMVL Registration	
18:00	ISMVL Welcome Reception (ULSI WS Poster Session)	
May 22, Wednesday		
8:15	ISMVL Registration	
8:45	Opening	
9:00	[Invited Address I] Computational Medical and Health Care Technology <i>Yutaka Hata (University of Hyogo, Japan) and Hiroshi Nakajima (Omron Co., Japan)</i>	
9:50	Break	
10:10	[Session 1A: Medical and Health Care Engineering] Systems Health Care – Health Management Technology – <i>Hiroshi Nakajima, Toshikazu Shiga and Yutaka Hata</i>	[Session 1B: Reversible Circuits] Fault Ordering for Automatic Test Pattern Generation of Reversible Circuits <i>Robert Wille, Hongyan Zhang and Rolf Drechsler</i>
10:35	Wearable Human Activity Recognition by Electrocardiograph and Accelerometer <i>Tatsuhiko Fujimoto, Hiroshi Nakajima, Naoki Tsuchiya, Hideya Marukawa, Kei Kuramoto, Syoji Kobashi and Yutaka Hata</i>	Synthesis of Reversible Circuits Based on Exclusive Or Sums <i>Ben Schaeffer, Linh Tran, Addison Gronquist, Marek Perkowski and Pawel Kerntopf</i>
11:00	Gaze Estimation Using Electrooculogram Signals and Its Mathematical Modeling <i>Mingmin Yan, Hiroki Tamura and Koichi Tanno</i>	Multiple-Valued Reversible Benchmarks and Extensible Quantum Specification (XQS) format <i>Maher Hawash, Martin Lukac, Michitaka Kameyama and Marek Perkowski</i>
11:25	Fuzzy Damage Extraction Method for Ultrasonic Nondestructive Testing Images <i>Koki Tsukuda, Tadahito Egawa, Kazuhiko Taniguchi, Kei Kuramoto, Syoji Kobashi and Yutaka Hata</i>	Analysis and Improvement of Transformation-Based Reversible Logic Synthesis <i>Chander Chandak, Anupam Chattopadhyay, Soumajit Majumder and Subhamoy Maitra</i>
11:50	Lunch (Symposium Committee)	

May 22, Wednesday (continued)		
13:00	<p>[Session 2A: Medical and Wellness Applications]</p> <p>A Fuzzy Human Detection for Security System Using Infrared Laser Camera <i>Takahiro Takeda, Kei Kuramoto, Syoji Kobashi and Yutaka Hata</i></p>	<p>[Session 2B: Logic Design/Switching Theory I]</p> <p>Remarks on Applications of Shapes of Decision Diagrams in Classification of Multiple-Valued Logic Functions <i>Stanislav Stanković, Radomir S. Stanković and Jaakko Astola</i></p>
13:25	<p>Mining Multi Human Locations Using Thermopile Array Sensors <i>Masato Kuki, Hiroshi Nakajima, Naoki Tsuchiya, Kei Kuramoto, Syoji Kobashi and Yutaka Hata</i></p>	<p>A Machine to Evaluate Decomposed Multi-Terminal Multi-valued Decision Diagrams for Characteristic Functions <i>Hiroki Nakahara, Tsutomu Sasao and Munehiro Matsuura</i></p>
13:50	<p>On Selection of Intraocular Power Formula Using Support Vector Machines and Genetic Algorithm <i>Naotake Kamiura, Tomoya Fukuda, Ayumu Saitoh, Tejiro Isokawa, Nobuyuki Matsui and Hitoshi Tabuchi</i></p>	<p>An Application of Autocorrelation Functions to Find Linear Decompositions for Incompletely Specified Index Generation Functions <i>Tsutomu Sasao</i></p>
14:15	<p>A Broken Line Classification Method of Mathematical Graphs for Automating Translation into Scalable Vector Graphic <i>Noboru Takagi and Jianjun Chen</i></p>	<p>A Transfer Function Model for Ternary Switching Logic <i>Mitchell A. Thornton</i></p>
14:40	<p>On Synthesis and Verification from Event Diagrams in a Robot Theatre Application <i>Marek Perkowski, Aditya Bhutada, Martin Lukac and Mathias Sunardi</i></p>	<p>Spectral Response of Ternary Logic Netlists <i>Mitchell A. Thornton and Theodore W. Manikas</i></p>
15:05	Break	
15:20	<p>[Session 3A: Clone Theory I]</p> <p>A Study on Essentially Minimal Clones <i>Hajime Machida and Ivo G. Rosenberg</i></p>	<p>[Session 3B: Circuits I]</p> <p>Design and Evaluation of a Differential Switching Gate for Low-Voltage Applications <i>Masanori Natsui, Kiyohiro Kashiuchi and Takahiro Hanyu</i></p>
15:45	<p>A Solution to a Problem of D. Lau: Complete Classification of Intervals in the Lattice of Partial Boolean Clones <i>Miguel Couceiro, Lucien Haddad, Karsten Schölzel and Tamás Waldhauser</i></p>	<p>A Successive Approximation A/D Converter Using Generalized Non-Binary Algorithm <i>Yuki Kurisu, Tatsuya Sasaki and Takao Waho</i></p>
16:10	<p>On the Clones Containing a Near-Unanimity Function <i>Dmitriy Zhuk and Stanislav Moiseev</i></p>	<p>A Graph-Based Approach to Designing Parallel Multipliers over Galois Fields Based on Normal Basis Representations <i>Kotaro Okamoto, Naofumi Homma and Takafumi Aoki</i></p>
16:35	<p>Intersections with Słupecki Partial Clones on a Finite Set <i>Lucien Haddad and Karsten Schölzel</i></p>	<p>Low-Power Multiple-Valued Source-Coupled Logic Circuits Using Dual-Supply Voltages for a Reconfigurable VLSI <i>Xu Bai and Michitaka Kameyama</i></p>
17:00	<p>Not Finitely Definable Partial Clones on a Finite Set <i>Boris A. Romov</i></p>	<p>Dramatically Low-Transistor-Count High-Speed Ternary Adders <i>Reza Faghieh Mirzaee, Mohammad Hossein Moaiyeri, Mojtaba Maleknejad, Keivan Navi and Omid Hashemipour</i></p>

May 23, Thursday

8:45	<p>[Invited Address II]</p> <p>The complexity of Łukasiewicz logic <i>Martin Goldstern (Vienna University of Technology, Austria)</i></p>	
9:35	Break	
9:50	<p>[Session 4A: Clone Theory II]</p> <p>On Hyper Co-Clones <i>Jelena Čolić, Hajime Machida and Jovanka Pantović</i></p>	<p>[Session 4B: Algebra and Logic I]</p> <p>Four Decades of Multi-Valued Logic: Lists of Highly Cited Papers <i>Tsutomu Sasao</i></p>
10:15	<p>Clones of Partial Cofunctions <i>Sebastian Kerkhoff and Friedrich Martin Schneider</i></p>	<p>Chaotic Time Series Prediction Using Neuro-Fuzzy Systems with Cluster-Based Tribes Optimization Algorithm <i>Cheng-Hung Chen, Rong-Zuo Jhang and Yen-Yun Liao</i></p>
10:40	<p>Boolean Max-Co-Clones <i>Andrei A. Bulatov</i></p>	<p>Join Operations on Commutative BCK-Algebras with Condition (S) <i>Mayuka F. Kawaguchi, Kouta Minami and Michiro Kondo</i></p>
11:10	<p>[Special Talk]</p> <p>Local Energy Production for Local Consumption Using Micro Hydro Power <i>Prof. Hiroyuki Uesaka (Toyama University of International Studies, Japan)</i></p>	
12:00	Excursion to Gokayama/Zuiryu-ji with lunch	
19:00	Banquet	

May 24, Friday

8:45	<p>[Invited Address III]</p> <p>Highly Reliable Non-Volatile Logic Circuit Technology and Its Application <i>Hiromitsu Kimura, Zhiyong Zhong, Yuta Mizuochi, Norihiro Kinouchi, Yoshinobu Ichida, and Yoshikazu Fujimori (Rohm Co., Ltd., Japan)</i></p>	
9:35	Break	
9:50	<p>[Session 5A: Algebra and Logic II]</p> <p>Tense Operators and Dynamic De Morgan Algebra <i>Ivan Chajda and Jan Paseka</i></p>	<p>[Session 5B: Circuits II]</p> <p>Comparing Performance of a Multiple-Valued Time-Based Serial Data Link with Other Serial Links <i>Mostafa Rashdan and James Haslett</i></p>
10:15	<p>On the Combinatorics of Tolerance Relations <i>Dan A. Simovici</i></p>	<p>Lowering Error Floors in Stochastic Decoding of LDPC Codes Based on Wire-Delay Dependent Asynchronous Updating <i>Naoya Onizawa, Warren Gross, Takahiro Hanyu and Vincent Gaudet</i></p>
10:40	<p>On Natural Eight-Valued Reasoning <i>Norihiro Kamide</i></p>	<p>Expandable MVL Inverter Compatible with Standard CMOS Process and Its Application to MVL Hysteresis Comparator <i>Arif Abdul Mannan, Koichi Tanno, Hiroki Tamura, Takako Toyama and Agung Darmawansyah</i></p>

May 24, Friday (continued)		
11:05	Embedding-Based Methods for Trilattice Logic <i>Norihiro Kamide</i>	Accurate and High-Speed Asynchronous Network-on-Chip Simulation Using Physical Wire-Delay Information <i>Takahiro Hanyu, Yuma Watanabe and Atsushi Matsumoto</i>
11:30	On the Semigroup of Equational Classes of Finite Functions <i>Jorge Almeida, Miguel Couceiro and Tamás Waldhauser</i>	An Area-Efficient Multiple-Valued Reconfigurable VLSI Architecture Using an X-Net <i>Xu Bai and Michitaka Kameyama</i>
11:55	Lunch (Executive Committee)	
13:20	[Session 6A: Logic Design/Switching Theory II] Noise-Tolerant Model of a Ternary Inverter Based on Markov Random Field <i>Golam Tangim, Svetlana Yanushkevich, Seiya Kasai and Vlad Shmerko</i>	[Session 6B: Algebra and Reversible Circuits] Debugging of Reversible Circuits using π DDs <i>Laura Tague, Mathias Soeken, Shin-ichi Minato and Rolf Drechsler</i>
13:45	Minimization of the Number of Edges in an EVMDD by Variable Grouping for Fast Analysis of Multi-State Systems <i>Shinobu Nagayama, Tsutomu Sasao and Jon T. Butler</i>	Analysis of Reversible and Quantum Finite State Machines using Homing, Synchronizing and Distinguishing Input Sequences <i>Martin Lukac, Michitaka Kameyama, Marek Perkowski and Pawel Kerntopf</i>
14:10	Secure Key Storage Using State Machines <i>Nan Li, Shohreh Sharif Mansouri and Elena Dubrova</i>	Exact Template Matching Using Boolean Satisfiability <i>Nabila Abdessaied, Mathias Soeken, Robert Wille and Rolf Drechsler</i>
14:35	The Impact of Address Arithmetic on the GPU Implementation of Fast Algorithms for the Vilenkin-Chrestenson Transform <i>Dušan Gajić and Radomir S. Stanković</i>	Synthesis of Balanced Ternary Reversible Logic Circuit <i>Bikromaditya Mondal, Pradyut Sarkar, Pranay Kumar Saha and Susanta Chakraborty</i>
15:00	Solution of the Last Open Four-Colored Rectangle-free Grid – An Extremely Complex Multiple-Valued Problem <i>Bernd Steinbach and Christian Posthoff</i>	Contribution to the Study of Multiple-Valued Bent Functions <i>Claudio Moraga, Milena Stanković, Radomir S. Stanković and Suzana Stojković</i>
15:25	Ternary Logic Network Justification Using Transfer Matrices <i>Mitchell A. Thornton and Jennifer L. Dworak</i>	Alternative Proof of Mulholland's Theorem and New Solutions to Mulholland Inequality <i>Milan Petrik, Mirko Navara and Peter Sarkoci</i>
15:50	Break	
16:00	Plenary Session:	
17:00	Closing:	
17:30 18:20	[RM workshop invited address] Recent Topics on BDD/ZDD-Based Discrete Structure Manipulation <i>S. Minato (Hokkaido University, Japan)</i>	
May 25, Saturday		
8:45	Reed-Muller Workshop	