

ISMVL 2016

May 18 – 20, 2016, Hokkaido University, Sapporo, Japan

Final Program



Sponsored by:



IEEE Computer Society



TC on Multiple-Valued Logic

Japan Research
Group of MVLNational Institute of Information
and Communications Technology

May 17, Tuesday

10:00	Post-Binary ULSI Workshop Workshop Chair: <i>H. Nakahara</i>	Room: Seminar Room 1
18:00	ISMVL Welcome Reception (ULSI WS Student Poster Session)	Kogakubu Syokudo (Cafeteria)

May 18, Wednesday

09:00	Opening Symposium Chair: <i>T. Hanyu</i> and Program Chair: <i>Y. Yuminaka</i>	Room: Akira Suzuki Hall (ASH)
09:15	[Keynote Address I] Chair: <i>T. Hanyu</i> Elucidation of Brain Activities by Electroencephalograms and its Application to Brain Computer Interface <i>Takahiro Yamanoi (Hokkai-Gakuen University, Japan)</i>	Room: ASH
10:00	Coffee/Tea Break	Entrance Hall
	[Session 1A: Circuits I] Chair: <i>M. Natsui</i> Room: ASH	[Session 1B: Synthesis of Reversible Circuits] Chair: <i>R. Wille</i> Room: Seminar Room 2 (SR2)
10:20	Energy-Efficient and Highly-Reliable Nonvolatile FPGA Using Self-Terminated Power-Gating Scheme <i>D. Suzuki and T. Hanyu</i>	Re-writing HDL Descriptions for Line-aware Synthesis of Reversible Circuits <i>Z. Alwardi, R. Wille, and R. Drechsler</i>
10:45	CNTFET-RFB: An Error Correction Implementation For Multi-Valued CNTFET Logic <i>G. Sundararajan and C. Winstead</i>	An Improved Factorization Approach to Reversible Circuit Synthesis Based on EXORs of Products of EXORs <i>L. Tran, A. Gronquist, M. Perkowski, and J. Caughman</i>
11:10	Ternary versus Binary Multiplication with Current-Mode CNTFET-based K-Valued Converters <i>M. Moradi, R. F. Mirzaee, and K. Navi</i>	Fault Detection in Parity Preserving Reversible Circuits <i>N. Przigoda, G. Dueck, R. Wille, and R. Drechsler</i>
11:35	Design of Ratioless Ternary Inverter using Graphene Barristor <i>C.-H. Shim, S. Heo, J. Noh, Y. J. Kim, S.-Y. Kim, A. K. Khan, and B. H. Lee</i>	Notes on Majority Boolean Algebra <i>A. Chattopadhyay, L. Amaru, M. Soeken, P.-E. Gaillardon, and G. De Micheli</i>
12:00	Lunch (Symposium Subcommittee Meeting)	Hokubu Shokudo (Cafeteria)

May 18, Wednesday (continued)		
13:20	[Keynote Address II] Chair: <i>M. F. Kawaguchi</i> Room: ASH Realization of Associative Image Search: Development of Image Retrieval Platform for Enhancing Serendipity <i>Miki Haseyama (Hokkaido University, Japan)</i>	
14:05	Coffee/Tea Break Entrance Hall	
	[Session 2A: Circuits II] Chair: <i>N. Homma</i> Room: ASH	[Session 2B: Clone] Chair: <i>D. Simovici</i> Room: SR2
14:20	An FFT Circuit Using Nested RNS in a Digital Spectrometer for a Radio Telescope <i>H. Nakahara, T. Sasao, H. Nakanishi, K. Iwai, T. Nagao, and N. Ogawa</i>	Monomial Clones: Local Results and Global Properties <i>H. Machida and J. Pantovic</i>
14:45	Double-Rate Equalization Using Tomlinson-Harashima Precoding for Multi-Valued Data Transmission <i>Y. Iijima and Y. Yuminaka</i>	Centralizing Monoids on a Three-Element Set Related to Binary Idempotent Functions <i>H. Machida and I. G. Rosenberg</i>
15:10	Context-Based Error Correction Scheme Using Recurrent Neural Network for Resilient and Efficient Intra-Chip Data Transmission <i>N. Sugaya, M. Natsui, and T. Hanyu</i>	Minimal Weighted Clones with Boolean Support <i>P. G. Jeavons, A. Vaicenavicius, and S. Zivny</i>
15:35	Coffee/Tea Break Entrance Hall	
	[Session 3A: Index Generation Functions] Chair: <i>Y. Iguchi</i> Room: ASH	[Session 3B: Algebra I] Chair: <i>F. Manyá</i> Room: SR2
15:50	An Efficient Heuristic for Linear Decomposition of Index Generation Functions <i>S. Nagayama, T. Sasao, and J. T. Butler</i>	Set Representation of Partial Dynamic De Morgan Algebras <i>I. Chajda and J. Paseka</i>
16:15	Index Generation Functions based on Linear and Polynomial Transformations <i>H. Astola, R. Stankovic, and J. Astola</i>	Tolerance Distances on Minimal Coverings <i>C. Zara and D. A. Simovici</i>
16:40	An Algebraic Approach to Reducing the Number of Variables of Incompletely Defined Discrete Functions <i>J. Astola, P. Astola, R. Stankovic, and I. Tabus</i>	Paraconsistent Double Negation That Can Simulate Classical Negation <i>Norihiro Kamide</i>
17:05	A Realization of Index Generation Functions Using Multiple IGUs <i>T. Sasao</i>	Cut-Free Systems for Restricted Bi-Intuitionistic Logic and Its Connexive Extension <i>Norihiro Kamide</i>

May 19, Thursday		
09:15	[Keynote Address III] Chair: <i>T. Sasao</i> Room: ASH Power of Enumeration --- BDD/ZDD-Based Techniques for Discrete Structure Manipulation <i>Shin-ichi Minato (Hokkaido University, Japan)</i>	
10:00	Coffee/Tea Break Entrance Hall	
	[Session 4A: From Reversible to Quantum Circuits] Chair: <i>M. Lukac</i> Room: ASH	[Session 4B: Algebra II] Chair: <i>J. Paseka</i> Room: SR2
10:20	Integrated Synthesis of Linear Nearest Neighbor Ancilla-Free MCT Circuits <i>M. M. Rahman, G. W. Dueck, A. Chattopadhyay, and R. Wille</i>	Some Properties of Generalized State Operators on Residuated Lattices <i>M. Kondo and M. F. Kawaguchi</i>
10:45	Technology Mapping of Reversible Circuits to Clifford+T Quantum Circuits <i>N. Abdessaied, M. Amy, M. Soeken, and R. Drechsler</i>	Simple Characterizations of Perfect Residuated Lattices <i>M. Kondo</i>


May 19, Thursday (continued)

11:10	Nearest-Neighbor and Fault-Tolerant Quantum Circuit Implementation <i>L. Biswal, C. Bandyopadhyay, A. Chattopadhyay, R. Wille, R. Drechsler, and H. Rahaman</i>	
11:40	Lunch, Excursion to NIKKA WHISKY & Otaru Canal, and Banquet at Keio Plaza Hotel Sapporo	

May 20, Friday

09:15	[Keynote Address IV] Chair: Y. Yuminaka Room: ASH SPRUCE, an Embedded Compact Stack Machine for IGBT Power Modules <i>Wai Tung Ng and Andrew Shorten (University of Toronto, Canada)</i>	
10:00	Coffee/Tea Break Entrance Hall	
	[Session 5A: Intelligent Medical and Welfare Engineering] Chair: <i>T. Araki</i> Room: ASH	[Session 5B: Logic I] Chair: <i>S. Nagayama</i> Room: SR2
10:15	Gray-Scale Morphology Based Image Segmentation and Character Extraction Using SVM <i>J. Chen and N. Takagi</i>	Gibbs Characterization of Binary and Ternary Bent Functions <i>R. S. Stankovic, M. Stankovic, J. T. Astola, and C. Moraga</i>
10:40	A Low-Voltage and Low-Power CMOS Temperature Sensor Circuit with Digital Output for Wireless Healthcare Monitoring System <i>A. Setiabudi, R. Sakamoto, H. Tamura, and K. Tanno</i>	On Constructing Secure and Hardware-Efficient Invertible Mappings <i>E. Dubrova</i>
11:05	Dependency Analysis of BMI in Health Checkup Blood Data <i>M. Higuchi, K. Sorachi, and Y. Hata</i>	Formal Design of Pipelined GF Arithmetic Circuits and Its Application to Cryptographic Processors <i>R. Ueno, Y. Sugawara, N. Homma, and T. Aoki</i>
11:30	Novel Instrumentation Amplifier Architectures Insensitive to Resistor Mismatches and Offset Voltage for Biological Signal Processing <i>Z. Abidin, K. Tanno, S. Mago, and H. Tamura</i>	Realization of FIR Digital Filters Based on Stochastic/Binary Hybrid Computation <i>S. Koshita, N. Onizawa, M. Abe, T. Hanyu, and M. Kawamata</i>
11:55	Study Support System of Character Drawing considering Feeling Evaluation <i>R. Murakami and N. Muranaka</i>	The Pascal triangle (1654), the Reed-Muller-Fourier Transform (1992), and the Discrete Pascal Transform (2005) <i>C. Moraga, R. Stankovic, and M. Stankovic</i>
12:20	Lunch (Executive Subcommittee Meeting) Hokubu Shokudo (Cafeteria)	
	[Session 6A: Quantum Gates and Quantum States] Chair: <i>G. Dueck</i> Room: ASH	[Session 6B: Logic II] Chair: <i>R. Stankovic</i> Room: SR2
13:40	New Two-Qubit Gate Library with Entanglement <i>M. B. Ali, T. Hirayama, K. Yamanaka, and Y. Nishitani</i>	A Study on Realizing Awareness Using 3VL-MLP <i>Q. Zhao</i>
14:05	Quantum p-Valued Toffoli and Deutsch Gates with Conjunctive or Disjunctive Mixed Polarity Control <i>C. Moraga</i>	Multi-Valued Problem Solvers <i>B. Steinbach, S. Heinrich, and C. Posthoff</i>
14:30	Logic Synthesis for Quantum State Generation <i>P. Niemann, R. Datta, and R. Wille</i>	A Bit-Vector Approach to Satisfiability Testing in Finitely-Valued Logics <i>J. R. Soler and F. Manyà</i>
14:55	Quantum Algorithmic Complexity of Three-Qubit Pure States <i>M. Lukac and A. Mandilara</i>	On the Inadmissible Class of Multiple-Valued Faulty-Functions under Stuck-at Faults <i>D. Chowdhury, D. K. Das, B. B. Bhattacharya, and T. Sasao</i>
15:20	Coffee/Tea Break Entrance Hall	
15:30	Plenary Session and Closing Room: ASH	

Brief Map of the Building



Brief Map for Reception & Lunch (Outside the Building)

