

55th IEEE International Symposium on Multiple-Valued Logic

ISMVL 2025

June 5 – 6, 2025 Montreal, Quebec, Canada

Program



Sponsored by:



June 4, Wednesday	
09:00	Reed-Muller Workshop @ Macdonald Engineering Building, Room 267
12:00	Lunch
13:20	Workshop on Post-Binary ULSI Systems @ Macdonald Engineering Building, Room 267
17:00	ISMVL Welcome Reception & Poster Presentations from RM/ULSI @ Faculty Club


June 5, Thursday		
08:00	ISMVL Registration	
08:45	Opening (Symposium Chair: <i>V. Gaudet & W. Gross</i> , Program Chair: <i>N. Onizawa & S. Nagayama</i>)	
09:00	[Keynote Address I] Chair: <i>H. Machida</i> An Invitation to Surjective Polymorphisms <i>Benoit Larose (LACIM, University of Quebec in Montreal / Champlain Regional College, Canada)</i>	
10:00	Coffee Break	
	[Session 1S] Chair: <i>N. Onizawa</i> - Special Session on Spin-Edge Computing I -	[Session 1B] Chair: <i>N. Kamide</i> Non Classical Logics
10:20	Probabilistic Computing Utilizing Stochastic Spintronic Devices <i>S. Fukami</i>	Multi-Valued Models for Intuitionistic Logic <i>A. Sakharov</i>
10:45	Implementation of an MRAM-Based Edge AI Hardware with a Fine-Grained Power-Gating Technique <i>T. Yoneda, Y. Takako, A. Tamakoshi, M. Natsui, D. Suzuki, and T. Hanyu</i>	On Many-Valued Modal Probabilistic Logics <i>O. Majer and I. Sedlar</i>
11:10	Intelligent Power-Gating Technique with Quick Wake-Up/Sleep Functionality for Spintronics-Based Edge Computing Hardware <i>F. Zhong, M. Natsui, and T. Hanyu</i>	A Predicate Variant of Two-Layered Many-Valued Probability Logic <i>L. Behounek</i>
11:35	Enhanced Simulated Bifurcation for MIMO Detection <i>R. Seah, T. Zhang, and W. J. Gross</i>	A Complete Tableau Calculus for Signed MaxSAT <i>J. Coll, C. M. Li, F. Many, and E. Yangin</i>
12:00	Lunch (Symposium & Executive Committee Meetings)	
13:00	[Keynote Address II] Chair: <i>W. Gross</i> Contribution of K. C. Smith in Applications of Multiple-Valued Logic <i>Zeljko Zilic (McGill University, Canada)</i>	
	[Session 2] Chair: <i>Y. Yuminaka</i> - KC Smith Special Session I -	
13:35	Memories of K. C. Smith: Analog Computing, Multiple-Valued Logic and Machine Learning <i>V. Gaudet</i>	
13:50	Hardware-Compatible U-Net for Low-Dose PET Reconstruction <i>E.-K. Dao, K. Zukotynski, S. E. Black, and V. Gaudet</i>	
14:15	Energy-Efficient Automated Seizure Detection in Wearable/Implantable BCIs: Motivations, Methods, and Example Implementation <i>A. Dabbaghian and H. Kassiri</i>	
14:40	Delta-Sigma Modulated Noise-Shaping Bitstreams for Multilayer Perceptron <i>T. Waho, A. Koyama, and H. Hayashi</i>	
15:05	Coffee Break	
	[Session 3S] Chair: <i>T. Waho</i> - Special Session on Spin-Edge Computing II -	[Session 3B] Chair: <i>Y. Iijima</i> Emerging Applications
15:20	Analog CMOS Spiking Neural Network for Time-Series Signal Recognition <i>S. Sato, S. Moriya, M. Ishikawa, and H. Yamamoto</i>	Binarization and Classification of RGB Images <i>T. Nukenov, K. Abdiyeva, O. Keszocze, S. Nagayama, and M. Lukac</i>

15:45	An FPGA-Based Rapid-Prototyping Platform for Spintronics-Based Edge-Computing Hardware <i>D. Suzuki, A. Tamakoshi, T. Yoneda, M. Natsui, Y. Takako, and T. Hanyu</i>	MUSIC Spectra using Cayley Graphs of Multiple-Valued Signals <i>A. Sinha, D. Young, E. C. Larson, and M. A. Thornton</i>
16:10	Simulation and Evaluation of Asynchronous Circuits in Extreme Edge Environments <i>M. Imai</i>	REBEL-6: A 32-Trit Balanced Ternary Instruction Set Architecture with R2R Compiler Pipeline for C <i>S. Bos, V. Bodahl, O. C. Moholth, and H. Gundersen</i>
16:35	Generating Hamiltonians with Known Minimum Energy Based on Ground-State Spin Logic for Probabilistic-Bit-Based Simulated Annealing <i>N. Onizawa and T. Hanyu</i>	
17:00	Free Time	
18:00	Banquet	

June 6, Friday		
09:00	[Keynote Address III] Chair: M. Miller Ground-State Logic Gates via Ising Hamiltonians <i>Jacob Biamonte (Ecole de technologie superieure – EST Montreal, Canada)</i>	
10:00	Coffee Break	
	[Session 4A] Chair: G. Dueck Quantum Computing	[Session 4B] Chair: N. Homma Security
10:20	Reducing the Cost of Clifford+T Quantum Gates <i>T. Ishioka, M. Lukac, and S. Nagayama</i>	Hybrid Fingerprinting for Effective Detection of Cloned Neural Networks <i>C. Aknesil, E. Dubrova, N. Lindskog, J. Sternby, and H. Englund</i>
10:45	Realizing 4-Input Functions with the Minimum Toffoli Gate Count <i>S. Yamashita, T. Horiyama, N. Yasuda, and T. Nakao</i>	Decompressing Dilithium's Public Key with Fewer Signatures using Side Channel Analysis <i>R. Wang, J. Gartner, and E. Dubrova</i>
11:10	A Novel Data Representation Towards Efficient FPGA-Based Quantum Computer Simulation <i>H. Hasegawa, M. Shimoda, H. Nakahara, and T. Miyoshi</i>	Is Your Chip Leaking Secrets via RF Signals? <i>Y. Ji, E. Dubrova, and R. Wang</i>
11:35	Modeling and Simulation of Multiple-Valued and Nonlinear Quantum Photonic Components <i>J. Ange, M. Tuller, J. M. Henderson, E. R. Henderson, B. A. Moores, D. L. MacFarlane, and M. A. Thornton</i>	Solving AES-SAT using Side-Channel Hints: A Practical Assessment <i>E. Dubrova</i>
12:00	Lunch	
	[Session 5A] Chair: S. Yamashita Logic Design	[Session 5B] Chair: I. Sedlar Algebra, Clone, & Logic
13:00	Representation of Rotation Symmetric Multiple-Valued Functions Using Decision Diagrams <i>S. Nagayama, T. Sasao, J. T. Butler, and M. Lukac</i>	All Minimal Clones Generated by {0, 1}-Valued Majority Operations on a Five-Element Set <i>M. Behrisch, E. Vargas-Garcia, and A. Wachtel</i>
13:25	Linear Transformations for Iterative Reduction of Variables <i>T. Sasao</i>	On 2-Valued Majority Functions with Their Relation to Minimal Clones <i>H. Machida</i>
13:50	Normal Forms and Decompositions of Monotone Ternary Functions <i>K. Schneider and N. Kercher</i>	Foulis m-semilattices and their Modules <i>M. Botur, J. Paseka, and M. Lekar</i>

14:15	Additive Decomposition of Bent Functions <i>C. Moraga, R. S. Stankovic, and M. Stankovic</i>	Cut Elimination and Normalization in Intermediate Connexive Logics <i>N. Kamide</i>
14:40	Multi-Input MAGIC Synthesis and Verification for In-Memory Computing Design <i>S. Nabipour, K. Datta, L. Weingarten, A. Kole, and R. Drechsler</i>	Normalization Theorem for Extended Intuitionistic Belnap-Dunn Logic <i>N. Kamide</i>
15:05	Coffee Break	
	[Session 6] Chair: V. Gaudet - KC Smith Special Session II -	
15:20	On the Contributions to Multiple-Valued Logic by Prof. Kenneth C. Smith <i>D. M. Miller</i>	
15:35	Multi-Valued Data Transmission System using Mild Waveform Shaping Based on Multi-Dimensional Symbol Mapping <i>Y. Iijima, A. Okada, and Y. Yuminaka</i>	
16:00	Visualization of the Waveform Shaping Effect of Higher-Order FFEs using Multi-Valued Symbol Mapping <i>Y. Yuminaka, R. Andachi, H. Zhang, and Y. Iijima</i>	
16:30	Plenary Session & Closing	

Brief Floor Map of Faculty Club (Main Level)



- Welcome Reception
- Opening
- Keynote Addresses
- Sessions 1S, 2, 3S, 4A, 5A, & 6
- Plenary Session & Closing

- Sessions 1B to 5B