55th IEEE International Symposium on Multiple-Valued Logic

ISMVL 2025

June 5 – 6, 2025 Montreal, Quebec, Canada

Program



Sponsored by:



ISMVL 2025 Tentative Program (Overview)

Day 1 - Wednesday June 4	June 4 Day 2 - Thursday June 5		<u>Day 3 - Friday June 6</u>	
9:00 - 12:00 Reed-Muller WS	8:45 - 10:00 Opening & Invited Talk 1 10:00 - 10:20 Coffee Break		9:00 - 10:00 Invited Talk 3 10:00 - 10:20 Coffee Break	
	10:20 - 12:00 Special Session on Spin Edge Computing 1 (4 papers)	10:20 - 12:00 - <u>Logics</u> (4 papers)	10:20 - 12:00 Quantum Computing (4 papers)	10:20 - 12:00 <u>Security</u> (4 papers)
12:00 - 1:20 Lunch	12:00 - 1:00 Lunch		12:00 - 1:00 Lunch	
1:20 - 4:45 ULSI WS	1:00 - 1:35 Invited Talk 2 1:35 - 3:05 KC Smith Special Session 1 (4 papers)		1:00 - 3:05 <u>Logic Design (5 papers)</u>	1:00 - 3:05 <u>Algebra & Logic</u> (5 papers)
	3:05 - 3:20 Coffeee Break		3:05 - 3:20 Coffee Break	
	3:20 - 5:00 Special Session on Spin Edge Computing 2 (4 papers)	3:20 - 5:00 - <u>Applications</u> (4 papers)	3:20 - 4:30 <u>KC Smith Special Sess</u> (3 papers) 4:30 - 5:00 TCMVL Plenary Sessio	ion 2 n & Closing
5:00 - 7:00 Welcome Reception (10 posters from RM/ULSI)	5:00 - 6:00 Free Time			
	6:00 - 9:00 Banquet			

ISMVL 2025 Tentative Program (Day 2 - Thursday June 5)

Simluation and Evaluation of Asynchronous

Generating Hamiltonians with Known Minimum

Energy Based on Ground-State Spin Logic for Probabilistic-Bit-Based Simulated Annealing

Circuits in Extreme Edge Environments Enhanced Simulated Bifurcation for MIMO

Detection

3:45 4:10

4:10 4:35

4:35 5:00

		Special Session on Spin-Edge Computing 1	
10:20	10:45	Implementation of an MRAM-Based Edge AI	Tomohiro Yoneda, Yasuhiro Takako, Akira
		Hardware with a Fine-Grained Power-Gating	Tamakoshi, Masanori Natsui, Daisuke Suzuki and
		Technique	Takahiro Hanyu
10:45	11:10	An FPGA-based rapid-prototyping platform for	Daisuke Suzuki, Tomohiro Yoneda, Yasuhiro
		spintronics-based edge-computing hardware	Takako, Akira Tamakoshi, Masanori Natsui and
			Takahiro Hanyu
11:10	11:35	Probabilistic computing utilizing stochastic	Shunsuke Fukami
		spintronic devices	
11:35	12:00	Analog CMOS Spiking Neural Network for Time-	Shigeo Sato, Satoshi Moriya, Masaya Ishikawa and
		Series Signal Recognition	Hideaki Yamamoto
		Invited Talk 2	
1:00	1:35	Contributions of K. C. Smith in Applications of MVL	Zeljko Zilic
		KC Smith Special Session 1	
1:35	1:50	Opening to KC Smith Special Session:	Vincent Gaudet
		Memories of K. C. Smith: Analog Computing,	
		Multiple-Valued Logic and Machine Learning	
1:50	2:15	Hardware-Compatible U-Net for Low-Dose PET	Eric-Khang Dao, Katherine Zukotynski, Sandra
		Reconstruction	Black and Vincent Gaudet
2:15	2:40	Energy-Efficient Automated Seizure Detection in	Alireza Dabbaghian and Hossein Kassiri
		Wearable/Implantable BCIs: Motivations, Methods,	
		and Example Implementation	
2:40	3:05	Delta-sigma modulated noise-shaping bitstreams	Takao Waho, Akihisa Koyama and Hitoshi Hayashi
		for multilayer perceptron	
		Special Session on Spin-Edge Computing 2	
3:20	3:45	Intelligent Power-Gating Technique with Quick	Fangcen Zhong, Masanori Natsui and Takahiro
		Wake-Up/Sleep Functionality for Spintronics-Based	Hanyu
		Edge Computing Hardware	

Masashi Imai

Ryan Seah and Warren J. Gross

Naoya Onizawa and Takahiro Hanyu

Logics	
Multi-Valued Models for Intuitionistic Logic	Alexander Sakharov
On Many-Valued Modal Probabilistic Logics	Igor Sedlar and Ondrej Majer
A predicate variant of two-layered many-valued probability logic	Libor Behounek
A Complete Tableau Calculus for Signed MaxSAT	Jordi Coll, Chu-Min Li, Felip Manyà and Elifnaz Yangin

Back to overview

Applications

Binarization and Classification of RGB Images	Kamila Abdiyeva, Tagir Nukenov, Oliver Keszocze, Shinobu Nagayama and Martin Lukac
{Multi-Modal CSNNs for Integrated Toxicity Detection Across Text, Audio, and Visual Modalities	Ismail El Sayad
MUSIC Spectra Using Cayley Graphs of Multiple-	Aviraj Sinha, Darrell Young, Eric Larson and
Valued Signals	Mitchell Thornton
REBEL-6: A 32-trit balanced ternary instruction set	Steven Bos, Vetle Bodahl, Ole Christian Moholth
architecture with R2R compiler pipeline for C	and Henning Gundersen

ISMVL 2025 Tentative Program (Day 3 - Friday June 6)

Quantum Computing

10:20	10:45	Reducing the Cost of Clifford-T Quantum Gates	Takehiro Ishioka, Martin Lukac and Shinobu
			Nagayama
10:45	11:10	Realizing 4-input Functions with the Minimum	Shigeru Yamashita, Takashi Horiyama, Norihito
		Toffoli Gate Count	Yasuda and Tatsuya Nakao
11:10	11:35	A Novel Data Representation Towards Efficient	Haruhiko Hasegawa, Masayuki Shimoda, Hiroki
		FPGA-based Quantum Computer Simulation	Nakahara and Takefumi Miyoshi
11:35	12:00	Modeling and Simulation of Multiple-Valued and	Joshua Ange, Mason Tuller, Jessie Henderson,
		Nonlinear Quantum Photonic Components	Elena Henderson, Bradley Moores, Duncan
			MacEarlane and Mitchell Thornton

Logic Design

1:00	1:25	Representation of Rotation Symmetric Multiple-	Shinobu Nagayama, Tsutomu Sasao, Jon Butler
		Valued	and Martin Lukac
		Functions Using Decision Diagrams	
1:25	1:50	Linear Transformations for Iterative Reduction of	Tsutomu Sasao
		Variables	
1:50	2:15	Normal Forms and Decompositions of Monotone	Klaus Schneider and Nadine Kercher
		Ternary Functions	
2:15	2:40	Additive Decomposition of Bent Functions	Claudio Moraga, Radomir Stankovic and Milena
			Stankovic
2:40	3:05	Multi-Input MAGIC Synthesis and Verification for In-	Saeideh Nabipour, Kamalika Datta, Lennart
		Memory Computing Design	Weingarten, Abhoy Kole and Rolf Drechsler

Security

Can Aknesil, Elena Dubrova, Niklas Lindskog,
Jakob Sternby and Håkan Englund
Ruize Wang, Joel Gärtner and Elena Dubrova
Yanning Ji, Elena Dubrova and Ruize Wang
Elena Dubrova

Back to overview

Algebra & Logic

All minimal clones generated by {0, 1}-valued	Mike Behrisch, Edith Vargas-García and Andreas
majority operations on a five-element set	Wachtel
On \$2\$-valued majority functions with their relation	Hajime Machida
to minimal clones	
Foulis m-semilattices and their modules	Michal Botur, Jan Paseka and Milan Lekár
Cut Elimination and Normalization in Intermediate	Norihiro Kamide
Connexive Logics	
Normalization Theorem for Extended Intuitionistic	Norihiro Kamide
BelnapDunn Logic	

KC Smith Special Session 2

3:20	3:40	On the Contributions to Multiple-Valued Logic by	D. Michael Miller
		Prof. Kenneth C. Smith	
3:40	4:05	Multi-Valued Data Transmission System Using Mild	Yosuke lijima, Atsunori Okada and Yasushi
		Waveform Shaping Based on Multi-Dimensional	Yuminaka
		Symbol Mapping	
4:05	4:30	Visualization of the Waveform Shaping Effect of	Yasushi Yuminaka, Ryou Andachi, Yosuke lijima
		Higher-order FFEs Using Multi-valued Symbol	and Haohao Zhang
		Mapping	